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Abstract. In this paper, a CMOS implementation 
of a current operational amplifier (COA) with a 
differential input and a differential output is 
described. The amplifier is configured from a 
differential current mirror input transimpedance 
stage followed by a differential output 
transconductance gain stage. A dfferential mode 
design technique is proposed and used in the 
feedback circuit. This configuration is the current 
mode counterpart of the traditional voltage mode 
operational amplifier (VOA). In this design, the 
simulation results exhibit an open-loop dfferential 
gain of 5 1.7 1 dB with the gain-bandwidth product 
314MHz and a settling time of 14ns. 
1. Introduction 
The past few years have seen a great shift in 
analog circuit design towards representing signals 
with current instead of voltage. Current mode 
signal processing [ 11 is receiving considerable 
attention due to it's potential of two conceptual 
advantages over the classical voltage mode 
approach : higher frequency capabilities and 
higher dynamic range. Such current mode circuit 
is no longer directly restricted by the supply 
voltage but associated with the impedance level 
chosen by the designer. Various current mode 
building blocks have been proposed for active 
networks and analog computational applications 
[11. 
The operation of the COA can be derived from 
that of the VOA by applying the theory of adjoint 
networks [2] to obtain the same transfer function. 
Following this approach, the interreciprocal 
network can then be used to transform almost all 
voltage mode continuous time active circuits to 
their current mode equivalent networks [3]. 
In this paper, a new differential-input, 
differential-output COA for equally useful general 
signal processing element is proposed and 
analyzed. It is configurated from an input 
transimpedance stage followed by a 
transconductance output stage. Section I1 shows 
the performances of the proposed COA. Section I11 
presents some applications. Section IV shows the 
simulation results of the proposed COA. Finally 
the conclusion is given. 
2. Current Operational Amplifier 
In 1968, Sedra and Smith introduced a current 
conveyor [ 11 which they implemented using a 
VOA, complementary MOSFET's, and current 
mirrors. Applying the theory of adjoint networks, 
The COA replaces the VOA to a floating current 
controlled current source when converting from a 
voltage mode circuit configuration to a current 
mode configuration. By the theory, the COA use 
current conveyor as the basic active builQng block 
to form the COA hadbeen described [4][5][6][7]. 
The equivalent circuit of a VOA is shown in 
Fig.la. According to the adjoint network theory, 
the voltage controlled voltage source is replaced by 
a current controlled current source and the 
input/output terminals are interchanged. The 
resulting equivalent block is a COA and is shown 
in Fig.1b. A fully differential VOA shows in 
Fig. IC is transformed to the fully differential COA 
as shown in Fig.ld. Due to a differential-input 
current controlled floating current source 
(DCCCS). The COA exhibits ideally infinite 
Qfferential current gam ,output impedance, zero 
common mode current gain and dfferential input 
impedance. Thus, the COA performs the current 
mode counterpart of the conventional voltage 
operational amplifier (VOA). The 
transconductance stage is realized in many 
different ways, i.e. a differential output current 
conveyor [SI using multiple-output current 
mirrors. 
Avd=Vo/Vd=Aid=lo/(I2-Ii) 
(cl (dl 
Fig. 1 Interreciprocal network of VOA to COA. 
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In this paper, the COA is implemented using a 
transimpedance input stage followed by a ............................... ( 5 )  
transconductance output stage [S][9]. The new 
circuit schematic i s  shown in Fig.2. An output 
stage providing the complementary output is the 
dfferential floating current source (FCS) described 
in [lo]. Essentially, this stage is just two matched 
CMOS inverters biased by a constant supply 
current and operated as an analogue 
id 
i, 
: differential mode current input 
: common mode current input 
- (il- iz) 
.............................. (6) =(?I 
A d  : common mode current gatn of stage 1 
= = (A1 - / 1 2 1 3 ) R 4  .............. (7) 
~- transconductance stage 
Transimpedance 
stage J 
vdd 
Acm2 common mode current gain of stage 2 
. . (8) 
4 Rssi / RSSZ 
Rssl, RSS~ : output resistance of the current 
A, . total common mode current gain [ 1 11 
source Iss1 and Issz, respectively. 
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Fig.2 Transistor diagram of COA configuration 
2.1. Open-Loop Gaiii, Common Mode Rejection Ratio 
(CMRR) , Input Offset Current 
We also find the static common mode rejection ratio 
( defined as differential gain divided by common mode 
gain) is 
(Al+ A h )  
(A1 - A2A3) 
CMRR= (gm14 + gpli6)(RSSi / k S 2 )  . . (io) 
Extending the small signal analysis for the 
COA, we find: It is seen that an arbitrarily high CMRR can be 
ionti = - i a  = [(1~~l+ii)~l-j1&&+iz)a~'3~~( T )  achieved through the use of current source. The 
impedance RA is increased by employing high 
swing cascade current mirror[l2]. So, the current 
gain is therefore increased by trading off power 
gm14fgm16 
1+a2a3 
= [(A 1 hias1 - A 2 1 3  Ik&) - (' )(ii-iz) 
( - )( 11; b) ] q ~ ; g m 1 6 )  dissipation. and die area. 
+ i l l  A 2 1 3  __ 
2.2. Frequency Response, Gain-Bandwidth and 
stabilio = offset + differential gain + common gain ...... (1) 
Where lbasi,Ihas2 bias current The resulting cofiguration shown in Fig.2 has 
one h~gh impedance node A in the signal path, 
creating a dominant pole at the frequency 
1 1  
A2 
current mmor ratio of Ma,i to Mz,3 
current mmor ratio of M4 s to M6.* 
(11) 
1 1  
2 z  RAC* 
2 3  
R A  ............ (2) cgs l4  Gs16 
current inmor ratio of Ms.9 to Mio,ii fpd =-- ......................................... 
CA = CgdZ f Cgd7 -k Cgdl4 + Cgd16 -I- 7 f 7 .... (12) 
L L 
So I d  . equivalent input offset current 
A h  : 
= (11 bal - 12a3 I&&) .................. (3) 
assume Iss 1 = Iss2 
differential mode current gain =(%I 
...... 
C ~ i s  the total capacitances of node A, it 
dominated by the gate-source capacitances of the 
transconductance stage. The first non-dominant 
pole is typically caused by the current mirror stage 
which contributes at angular frequencies on the 
order of gm/2Cgs. And, the parasitic capacitances 
(Cbd) influence the dominant and the non- 
dominant poles can be reduced by using an 
optimized transistor layout style, e.g. a finger 
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structure for the gate [7]. The gain -bandwidth 
product is 
Phase margtn 
PSRR,vdd (0) / PSRR,vss (0) 
1% settling time i 14ns 
Slew rate / 160uAl6.4ns 
Bias current Ibiasl=Ibias2 291.43uA 
Bias current Issl=Iss2 i 1mA 
Transimpedance stage W I L ) ~  1 60ud0.5um 
Transimpedance stage (w/L) j 40udOSum 
................................................................. *.?!?!.~: ........... 
................................................................... CMRR(0) $ ...................................... i 41.25dB 
287.3 n /258.6 n 
............................................................................................................ 
............................................................................................................ 
....................................................... P ...... 1 ...................................... 
1 ' A I + A 2 h j  GBW=- [ ,J (&14+&116). . . . . . .  .(13) 
2 n c A  
In VOA, the compensation capacitance 
separates the dominant and non-dominant poles to 
provide the desired unity gain phase margin, while 
in the COA, addition capacitance could be added 
at node A. 
2.3. Znput und Output tmpedunce 
The input impedance is 
(14) n -  .................................. 
1 
w + &1" 
R - 
The output impedance of the COA is the 
transconductance stage[5] can be increased using 
regulated cascades. 
2.4. Input Common Mode Range (CMR) 
For bias current Ibiasl=Ibias2=1, the positive 
and negative common mode ranges are equal to 
bias current as shown in equation (15). 
2.5. Power Supply Kejectivn Ratio (PSKR) 
The power supply rejection ratio [ 131 is 
PSRR v a  [-(giioilal+ SCno<~l)+(~od~ + scnom)+ 
The PSRR,vss is also could be derived, we 
note that the power supply rejection ratio for the 
COA has the dimension of a resistor. 
2.6. Noise Performance 
The rms value of the equivalent input noise 
current [ 141 of the COA is 
3. Curreut-OpAmp Applicatiou 
Invoking duality, Fig3 shows the examples to 
investigate the close-loop operation of the COA. 
As Fig.3 show that the close-loop gain depends on 
the resister ratio and not the open-Ioop gain 
characteristics. And negative feedback around the 
COA produces an accurate close-loop current gain 
insensitive to process, supply and temperature 
variations. It is found to have a constant gam- 
bandwidth independent of the open-loop current 
gain in a close-loop configuration [4][6]. So it is 
suitable for high frequency application. And an 
open-loop COA can be used as a current 
comparator in which the resolution is determined 
by the bias current and the open-loop current gain. 
il- , i l +  
1% 
ioutl=il 
{a) 
i l  
i l  
( iout / i I )=l+(Rl /R2)  (iout/il)=-rl+(R1/Rz)l 
( 0 )  (d) 
Fig. 3. Basic feedback controlled current 
amplifylng (a) unity current gain, (b) voltage gain, 
(c) non-inverting, (d) inverting configurations. 
4. Simulation Results 
The proposed circuit ~f Fig2 was simulated 
using HSPICE. The transistors were modeled 
using level 47 (BSIM3) parameters of O h m  
DPDM N-Well CMOS process. The simulation 
results are summarized in Table I. The simulation 
of the magnitude and phase response are shown in 
Fig. 4(a)(b). Fig. 4(c) shows the response of the 
buffer to a step input signal. 
Unity-gain fiequencL 1 314MHz 
Compensation capacitance 1 5pF I 
Transconductance stage ( w ~ L )  30udOSum .............................................................. .N.i ...................................... 
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Fig 4(a) Magnitude frequency response 
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Fig 4(b) Phase frequency response 
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Fig. 4(c) Transient signal response 
5. Conclusion 
A new circuit topology of a current mode 
amplifier with differential input and Merential 
output is proposed and investigated. It is evident 
that significantly higher open-loop current gain 
can be obtained with much higher values of the 
current mirror output impedance and it uses in 
close-loop operation could obtain accurated gain. 
The input offset, bias current errors and the 
common mode rejection (equation 3) are shown to 
be strongly dependent on the matching accuracy of 
the current mirrors. To minimize random offsets, 
all current mirrors must be matched by using 
common centroid geometry and unit-transistor 
layout techniques which balanced the oxide 
gradient contribution and reduced the current gam 
error due to process variation. 
In frequency compensation optimization, the 
current mirror ratio function can be scaled to 
separate the dominant pole and the first non- 
dominant pole (reduced Cgs, Cgd), we note it 
should fit equation (1 0) to obtain high CMRR. 
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